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I. INTRODUCTION
Metallic tunnel junctions are the main ingredients of electronic devices that are based, for example, on single electron tunneling 1 and/or the Josephson effect. 2 Aluminum oxide is the tunnel barrier material most widely used as it combines good junction properties with a controlled fabrication process due to the stable oxide layer formed by thermal oxidation. The standard fabrication method for submicron tunnel junction devices, for laboratory use, involves e-beam lithography and the shadow evaporation technique. 3 A well-known wafer scale fabrication method of ͑few micron size͒ tunnel junctions uses trilayer films, 4 where the size of the junctions is defined through postpatterning. This trilayer fabrication is a relatively mature technique and it has been used for small scale production of superconducting sensors and multilayer Josephson junction structures for more than 20 years. [4] [5] [6] The shadow evaporation and the trilayer processes are in situ methods, i.e., the metal-tunnel junction-metal structure is defined without breaking the vacuum. In this article, we investigate ex situ tunnel junction fabrication method, which utilizes a through dielectric via defining the tunnel junction areas. A similar method has been successfully utilized in creating few micrometer sized tunnel junctions for x-ray sensors 7 and quantum information devices. 8 We use this via method to fabricate high resistance junctions on micron/ submicron scale. We target a junction resistance regime on the order of 20 k⍀ that is suitable for Coulomb blockade thermometers ͑CBTs͒, 9,10 which are primary thermometers based on single electron tunneling in the weak Coulomb blockade regime. In the past, the CBT devices have been fabricated by electron beam lithography with the shadow angle method. We characterize our process, first, by mapping the junction resistance across a 150 mm wafer at room temperature. The definitive characterization is obtained by single-junction 10 and array 9 CBT measurements of a device with 700 nm diameter junctions.
II. EXPERIMENT
Our tunnel junction structure consists of three layers: bottom aluminum, dielectric ͑here SiO 2 ͒, and top aluminum ͓see Al bottom electrode. The Al films are deposited by a dc magnetron sputter in a multimaterial deposition system CS 730 S from von Ardenne Anlagentechnik GmbH ͑at a base pressure of 2 ϫ 10 −8 mbar͒. The bottom electrode is patterned by UV lithography and plasma etching. Here, all lithography steps involve i-line projection lithography system Canon FPA-2600i3. The bottom electrode is etched with a Cl 2 + BCl 3 plasma in a LAM 9600 transformer coupled plasma system. The dielectric layer ͑250-nm-thick SiO 2 ͒ is deposited with an Oxford DP100 plasma enhanced chemical vapour deposition system. In this step, the substrate temperature is maintained at 180°C. Next, the vias are defined in the SiO 2 dielectric. In patterning, we utilize CF 4 + CHF 3 plasma in a LAM 4520 oxide etcher. After resist stripping, the wafers are loaded to the von Ardenne sputter system and the native oxide is removed on top of the bottom Al by Ar plasma. This is followed by oxidation and Al deposition without breaking the vacuum. The oxidation is performed at elevated temperature, with the back of the wafer heated to 180°C by an irradiative heater and with pure oxygen at a chamber pressure of 110 mbars for 6000 s. Finally, the 250-nm-thick top Al electrodes are defined utilizing UV lithography and Cl 2 + BCl 3 plasma etching. Figure 1͑a͒ depicts a cross sectional schematics overview of one tunnel junction and clarifies how the tunnel barrier is embedded between the electrodes and the surrounding dielectric. Figure 1͑b͒ shows a top view SEM image of an Al island with two tunnel junctions. The bottom electrode edges are clearly visible only in the regions covered by the top Al. Cross-sectional transmission electron microscope ͑TEM͒ images are shown in Figs. 1͑c͒ and 1͑d͒. Note that the Al is thinner on the side walls of the junction via due to poor step coverage of Al. Argon sputtering in the native oxide removal step reduces the thickness of the bottom electrode in the junction areas ͓see Figs. 1͑c͒ and 1͑d͔͒ . Here, the excess Ar bombardment after the native oxide breakthrough has led to ϳ50 nm Al loss. Figure 1͑e͒ shows a high resolution TEM image revealing crystalline Al layers and amorphous Al 2 O 3 tunnel barrier. The dark region in the top Al above the tunnel barrier is an experimental artifact following from focused ion beam sample preparation.
A single processed 150 mm wafer contains various tunnel junction devices and test structures. At room temperature, the junction resistance was mapped across the wafer utilizing a test structure designed for four point measurement of a single junction. After dicing the wafer, a single chip was mounted to a sample holder of a dilution refrigerator equipped with filtered dc lines made of thermocoax cables. The chip contains a device, which has one tunnel junction connected to four arrays consisting of N junctions ͑N = 41, junction diameter of 700 nm͒. This device layout is suitable for simultaneous single-junction 10 and array CBT ͑Ref. 9͒ operation modes. Differential conductance measurements as a function of applied bias voltage were performed in the two modes at substrate temperature of T = 224 mK. A magnetic field on the order of 50 mT was applied in order to keep Al in the normal state. Figure 2͑a͒ shows the tunnel junction resistance mapped across a 150 mm wafer in a 2 ϫ 2 mm 2 grid ͑nominal junction area is 1 m 2 ͒. The measurement region has a diameter of 110 mm. Within this region the junction resistance values fall between ϳ10 and 14 k⍀ and we find neither shorted nor open junctions. The average tunnel junction resistance is 12.2 k⍀ and deviation over this area is 6.5%. However, for many device applications, this large length scale deviation is not so relevant. The most important figure of merit is the local deviation D = ␦R / R, i.e., the local junction resistance deviation within a single device. − R 2 ͉ / ͑R 1 + R 2 ͒, where R 1 and R 2 are the resistances of junctions with a distance of 400 m. The local deviation map ͑2 ϫ 2 mm 2 grid͒ is shown in Fig. 2͑b͒ . In the measurement region D Ͻ 7.5% and the average value is 1.3%. The junction quality stays at this level down to 700 nm junction diameter, below which deviation increases and significant amount of open junctions can be found. Note that 700 nm is still quite far from the i-line wavelength and this degradation is due to the chosen lithography parameters.
III. RESULTS AND DISCUSSION
We have explored the junction properties further by differential conductance measurements at low temperature as a function of applied bias voltage. We have adopted the singlejunction and array CBT measurement configurations depicted in Fig. 3͑a͒ . In these measurements, voltage V m with m = S͑A͒ gives the corresponding single-junction ͑array͒ bias voltage and the normalized differential conductance G m = R T dI / dV m , where R T is the asymptotic high bias resistance and I is the bias current. Experimental G m measured from a device with 700 nm diameter circular junctions at substrate temperature T = 224Ϯ 15 mK is shown in Fig. 3͑b͒ . This junction size leads to small charging energy and weak Coulomb blockade, which is observed as a small dip in G m at zero bias. Weak Coulomb blockade with quasicontinuous island charge is observed when the ratio of the charging energy and thermal energy, u = e 2 / 2Ck B T, is sufficiently small ͑C is the capacitance of a single junction͒. At the u Ӷ 1 limit, the normalized differential conductance is given by The solid curves in Fig. 3͑b͒ are fits to the full master equation model, which is modified to take into account overheating effects due to the applied bias voltage and finite electron-phonon coupling, as described in Ref. 11 . The fitting procedure gives CBT temperatures T S = 222 mK and T A = 221 mK.
As T S does not depend on uniformity of the junction network, the above temperature fitting results can be utilized in analyzing junction resistance deviation D in the arrays. The error in the array temperature reading arising from D is given by ␦T A / T A Ϸ −kD 2 , where numerical factor k Ϸ 0.73+ ͑N A −1͒ / N A with N A =2N +1 ͑here N =41͒. 12 Now, if we substi-
we find the measured resistance deviation D meas Ϸ 5%, which coincides with the room temperature results. However, we should note that this deviation value is already better than the accuracy of our experimental setup. This is mainly determined by the relative gain error of Ͻ1% of our voltage preamplifiers. By setting ␦T A / T A = 1%, we find the minimum detectable deviation 12͒ and from the experimental data, we find C Ϸ 22 fF. This corresponds to a specific capacitance ϳ50 fF/ m 2 , which is a typical value for aluminum oxide tunnel junctions. Another noteworthy property for the tunnel junction quality is the linearity of the current-voltage characteristics; we find a constant differential conductance up to an applied voltage of 20 mV per junction and an increase of conductance of 1.5% at 40 mV per junction. These are very typical values for aluminum oxide tunnel barriers.
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IV. SUMMARY AND CONCLUSIONS
We have investigated ex situ tunnel junction fabrication method to produce high resistance ͑ϳ12 k⍀-m 2 ͒ tunnel junctions on wafer scale. Our fabrication method utilized plasma etched via in a dielectric that covers bottom Al electrode. The ex situ tunnel barrier was formed by bottom electrode oxidation after Ar plasma removal of the native oxide in the junction area. After the tunnel barrier formation, the top Al electrode was sputter deposited without breaking the vacuum.
Room temperature tunnel junction resistance mapping over 150 mm wafer gives local deviation values of the tunnel junction resistance below 7.5% with an average value of 1.3%. The junction resistance deviation was further investigated by low temperature measurements that utilized singlejunction and array CBT operation of a device with 700 nm diameter junctions. The low temperature measurements agreed with the room temperature junction resistance mapping. By fitting the experimental CBT data to the theoretical models, we found a local tunnel junction resistance deviation of ϳ5% ͑array of 83 junctions͒. However, the estimation of the local junction resistance deviation from the CBT measurements was in the end limited by the accuracy of our low temperature experimental setup ͑ϳ7.6%͒. We conclude that the small ͑local͒ tunnel junction resistance deviation indicated by the room temperature and low temperature measurements suggests that our fabrication process can be used for high-yield production of primary CBT sensors.
